

Europäisches Patentamt
European Patent Office
Office européen des brevets



(11) **EP 1 146 552 A2**

(12) **EUROPEAN PATENT APPLICATION**

(43) Date of publication:
17.10.2001 Bulletin 2001/42

(51) Int Cl.7: **H01L 21/60, H01L 23/532**

(21) Application number: **01303322.0**

(22) Date of filing: **09.04.2001**

(84) Designated Contracting States:
**AT BE CH CY DE DK ES FI FR GB GR IE IT LI LU
MC NL PT SE TR**
Designated Extension States:
AL LT LV MK RO SI

(72) Inventors:
• **Moyer, Ralph Salvatore**
Robeson, PA 19551 (US)
• **Ryan, Vivian Wanda**
Hampton, NJ 08827 (US)

(30) Priority: **10.04.2000 US 546037**

(74) Representative: **Weitzel, David Stanley**
Brookes Batchellor
102-108 Clerkenwell Road
London EC1M 5SA (GB)


(71) Applicant: **Agere Systems Guardian Corporation**
Miami Lakes, Florida 33014 (US)

(54) **Interconnections to copper ICs**

(57) The specification describes a process for forming a barrier layer on copper metallization in semiconductor integrated circuits. The barrier layer is effective for both wire bond and solder bump interconnections.


The barrier layer is Ti/Ni formed on the copper. Aluminum bond pads are formed on the barrier layer for wire bond interconnections and copper bond pads are formed on the barrier layer for solder bump interconnections.

FIG. 6A



EP 1 146 552 A2

FIG. 6B



Description

Field of the Invention

[0001] This invention relates to integrated circuit packages with copper metallization and wire bond or solder bump bond interconnections.

Background of the Invention

[0002] Wire bonding has been used in integrated circuit packaging since the inception of IC technology. Wire bonding techniques and wire bonding machines have been refined to the point where wire bonds are relatively inexpensive and are highly reliable. However, wire bonds are rapidly being replaced by more advanced packaging approaches, partly because wire bonds require greater pitch than is available in many state of the art packages.

[0003] Among the common IC interconnection methods is flip-chip bonding where high pin count IC chips are flip-chip bonded to a printed wiring board or where the IC chip is flip-chip bonded to a silicon intermediate interconnect substrate, and the silicon intermediate interconnect substrate is in turn ball bonded or flip-chip bonded to a printed wiring board. In many cases these packages use recessed chip arrangements to reduce the package profile.

[0004] In these advanced packaging approaches, interconnection pitches can be very small. The earlier technology of wire bonding is being replaced for many applications where the high density of I/O's in current IC chips presents a challenge to the capacity of wire bond techniques. However, due to the high I/O density of state of the art IC chips, packaging yield using advanced packaging techniques may suffer, and the complexity of the packaging process is increased. As a result the overall cost per bond may be relatively high. The low cost and high reliability of wire bonds makes them attractive if ways can be found to adapt wire bonding to packaging high density I/O chips.

[0005] Interconnection technology faces a new challenge with the introduction of copper metallization in semiconductor IC devices. Copper has long been an attractive candidate as an interconnection material because of its low cost and high conductivity. However, copper is electrochemically active, and migrates in an electrical environment. It also forms undesirable alloys with common materials used in ICs. These assumed drawbacks have limited the introduction of copper metallization in IC manufacture. However, the conductivity advantage that copper presents is so compelling in state of the art high frequency devices that copper has new impetus as a replacement for aluminum in IC chip interconnections.

[0006] With the replacement of aluminum with copper, particularly at the last interconnect level which interfaces the chip to the next board level interconnection, new

considerations for interconnection arise. Whereas with aluminum chip interconnections, wire bonding was highly developed and relatively straightforward, solder bump bonding to aluminum was not. Solder bump bonding required special under bump metallization (UBM) for the aluminum pads due to the difficulty in soldering directly to aluminum. With copper replacing aluminum, the situation is somewhat reversed. In principal, from a soldering standpoint, solder bump bonds can be made directly to the top copper metallization level. However, it has been recognized that solder bump bonding directly to copper IC chip metallization does not overcome the copper migration problem. Thus, effective UBM technologies for solder bumps on copper metallization are sought. The primary function of this UBM, in contrast to the UBM used on aluminum metallization, is to form a barrier against copper migration.

[0007] In addition, the introduction of copper metallization in state of the art IC production requires new approaches to wire bonding. The straightforward solution is to form aluminum wire bonds pads directly on the top copper metallization level. But again, this approach fails to control the problem of copper migration.

[0008] Since, as indicated above, it continues to be desirable to use both wire bond interconnections and solder bump interconnections with the new technology of copper metallized IC devices, it would be useful to develop a solution to the copper migration problem that is compatible with, and effective for, both interconnect strategies.

Statement of the Invention

[0009] We have developed an interconnection metallurgy that can be used effectively for both wire bonding and solder bump bonding to copper metallization. It relies on primarily on an initial Ti/Ni stack over the copper surface. For wire bonding applications, an aluminum layer is deposited on the Ni layer forming a Ti/Ni/Al stack. For solder bump bonding, a copper layer is deposited on the Ni layer forming a Ti/Ni/Cu stack. An advantageous strategy is to process all wafers with an initial Ti/Ni stack. Wafers that are to be wire bonded are processed using an aluminum target for the last sputtered layer, and wafers that are to be solder bump bonded are processed using a copper target for the last sputtered layer. For some applications, substitution of chromium for titanium as the initial layer in the stack is effective.

Brief Description of the Drawing

[0010]

Figs. 1 and 2 are schematic diagrams of a bond pad of a copper metallized IC chip adapted for either wire bonding or solder bump bonding;

Figs. 3A-6A are schematic representations of the

IC chip bond pad of Fig. 2 used for wire bond interconnection, and

Figs. 3B-6B are schematic representations of the IC chip bond pad of Fig. 2 used for solder bump interconnection.

Detailed Description

[0011] With reference to Fig. 1, a silicon substrate 11 is shown partially cut away to indicate that is a portion of a much larger silicon wafer. It will be understood that these drawings are not to scale, and some features are shown exaggerated for convenience in this exposition. In Fig. 1, deposited dielectric is shown at 12 and copper contact pad at 13. A capping layer of polyimide, or SIN-CAPS, is shown at 14. The objective is to cover the copper contact pad 13 with a structure that functions in one case as an under bump metallization (UBM) and in the other case a bond pad for a gold wire bond. The layered structure that serves for both applications, which is referred to here as the common composite, is described in connection with Figs. 2-6. The common composite is formed by evaporating or sputtering multiple layers in the sequence described. Sputtering is generally preferred for this step.

[0012] The common composite structure is shown in Figure 2. In the preferred embodiment, the layers are sputtered in a sputtering apparatus containing multiple targets of the metals of the layers being formed. Sputtering techniques are well known and the details are not necessary for this description. Other techniques for depositing the metal layers, e.g. evaporation or chemical vapor deposition, can also be used.

[0013] The first layer 21 is either chromium or titanium with a thickness of the order of 100-1500 Angstroms. Both chromium and titanium adhere well to the copper contact 13 and also adhere to the dielectric layers present in the structure. These materials are also refractory and form a corrosion resistant interface with the copper contact. It is recommended that titanium layers be sputtered at 300-450 °C, with a layer thickness in the range 200-500 Angstroms. The relatively high sputtering temperature encourages the formation of a transition layer of Cu-Ti, which improves adhesion and also improves anti-electromigration lifetime. For some applications, notably those that require high temperature processing or burn-in testing, chromium will be preferred because it performs well as an oxygen barrier. It is also preferred to reactively sputter the chromium layer in a nitrogen ambient at 25-300 °C to produce nitrided chromium layer for more effective oxygen barrier characteristics. The recommended thickness of the nitrided chromium layer is in the range 400-1500 Angstroms.

[0014] The second layer 22 is a barrier layer comprising nickel, with a thickness in the range 2000-20,000 Angstroms. Preferably the nickel layer is sputtered and the sputtering target contains 0.5-10% V to facilitate sputtering. This layer may also be doped with 0.5-2.0%

chromium, molybdenum, tungsten, tantalum, zirconium, niobium, or boron to provide solid solution strengthening. Preferably, the layer 22 comprises at least 90% Ni. Sputtering of this layer may be conducted in an apparatus with both nickel and vanadium targets, and a suitable target for any other dopant chosen, or, more typically, may be sputtered from a composite target of, e.g. Ni (7%V). The former alternative gives the option of transitioning between targets to produce variations the composition of the deposited layer with thickness.

[0015] The morphology of the deposited layer can also be transitioned with thickness by varying the temperature during the deposition cycle. For example, if the temperature at the start of deposition is 25 °C, and is raised to 300 °C at the end of deposition, the layer deposits with an amorphous structure at the bottom interface, which results in good Ti/Ni interface characteristics, and a crystalline habit at the top of the layer for optimum Ni/Al interface characteristics.

[0016] It is preferred that the common composite stack, as well as the top layers described below, be deposited in the same deposition apparatus, without breaking vacuum. This expedient makes practical another optional stack structure according to the invention. This option, which provides especially effective barrier properties, is to alternate Ti/Ni layers, producing, e.g. Ti/Ni/Ti/Ni. These alternate layers may be multiplied as desired.

[0017] The composition of the last layer of the stack depends on the interconnection technique to be used. For wafers to be wire bonded, the top layer is aluminum, with a thickness, e.g., of 1-2 microns, and deposited preferably at 25-200 °C. This aluminum layer may be doped with 0.5-2.0% copper. For solder bump sites, the last layer is 0.5-1.0 microns of copper.

[0018] These alternatives are illustrated in Figs. 3A-3B to 6A-6B where the wire bond sites are shown in the figures designated 3A-6A and the solder bump sites are shown in the figures designated 3B-6B.

[0019] With reference to Fig. 3A, the last or top layer in the multilayer stack is an aluminum layer 31. The aluminum layer can be wire bonded with conventional gold wires. With reference to Fig. 3B, the top layer in the multilayer stack is a copper layer 32. The copper layer is wettable with solder materials commonly used for the solder bumps. The melting point of most copper eutectics with tin solders is relatively low, and at the soldering temperature the surface of the copper layer dissolves in the solder bump forming a physically and electrically sound bond. The copper layer 32 may be provided with an optional layer of gold applied to the surface of the copper layer to inhibit oxidation of the copper surface. The optional gold layer may have a thickness of 200-2000 Angstroms, and preferably 200-1000 Angstroms.

[0020] With deposition of the multilayer stacks completed, the bond sites are masked with an etch mask 33, as shown in Figs. 4A and 4B. The etch mask is preferred

ably a conventional photoresist and is formed by spinning photoresist on the surface layer and patterning the photoresist with suitable actinic radiation. Alternative masking techniques can be used such as e.g. an oxide hardmask.

[0021] The stack structures are then defined by conventional etching, e.g. wet etching or RIE. The gold layer, if present, and the copper layer 32 are etched using conventional etchant solutions. Gold etchants include potassium cyanide/ferricyanide solutions, iodide/iodine solutions, and aqua regia. Copper is etched with, e.g., iron chloride, or a mixture of sulfuric acid and potassium chromate.

[0022] The aluminum layer 31 can be etched using KOH or other suitable etchant. The nickel layer 22 can be etched using HCl. The titanium layer 21 can be etched with buffered HF. If layer 21 is chromium, it can be etched using a basic chromium etch solution of sodium hydroxide and potassium ferricyanide.

[0023] The structures, after etching the multilayers and removal of the etch mask, are shown in Figs. 5A and 5B. The bond site to be wire bonded, i.e. 31, is shown in Fig. 6A with gold wire bond 41 attached. The wire is preferably gold, or a gold alloy with small amounts of metal additives, such as Au-Be, for hardening etc. The diameter of the wire is typically 0.5-2 mils, and preferably 1-1.2 mils. The area of the aluminum bond pads is typically in the range 1000-40000 μm^2 and preferably 5000-25000 μm^2 . The wire bonding step is a conventional thermocompression operation using bonding using tools widely available in the technology. The bond force may be 15-60 grams, preferably 40-60 grams. The ultrasonic frequency is in the range 40-200 kHz, preferably 60-120 kHz, and the power in the range 20-200 mW, preferably 50-100 mW. These parameters are suitable for a variety of bonding tools including, e.g. K & S wire bonders.

[0024] The solder bond site 32 is shown with solder bump 42 in Fig. 6B. This illustration is schematic with the mating surface on the interconnect substrate not shown. The solder bump is formed by any suitable technique such as solder paste, or evaporation. The latter is typically compatible with high lead content solders, e.g. 95PbSn. The solder bump may also be formed by electroplating using e.g. the bottom layer of the composite as the cathode. For this sequence the three layer stack is deposited as described above, and the solder bump sites masked. The top layer or layers may be removed leaving the Ti or Cr layer for the cathode. The bottom layer is masked to localize the electrolytic plating process to the solder bump sites. After plating and solder reflow the bottom layer is patterned. High tin or silver based solders are suited for this approach. Alternatively, these solders may be applied by electroless plating.

[0025] The thickness of a typical solder bump is 1-10 mils. Examples of solder compositions that can be used successfully in the processes described above here:

	I	II	III	IV
Sn	5	63	95	3.5
Pb	95	37	0	0
Sb	0	0	5	0
Ag	0	0	0	96.5

[0026] The processes described above were developed for silicon CMOS integrated circuits but can apply equally to other kinds of semiconductor integrated circuits such as III-V photonic integrated circuits. These integrated circuits typically have GaAs or InP substrates and multilevels of III-V ternary and/or quaternary layers forming the active devices. However, the interconnections can in some applications be similar to those used in silicon IC technology. These circuits also typically operate at very high speeds where copper metallization is distinctly advantageous.

[0027] Most silicon integrated circuits manufactured today have polysilicon gates for the transistor devices, and the first level metal is typically polysilicon to form the gates and form interconnections for those gates. The metal interconnect levels formed after the first level are usually aluminum, and one to three aluminum levels are typical. Of these one or more, will be substituted with copper as described above.

[0028] The processes described above contemplate the use processing of individual wafers for either wire bonding or solder bump bonding. The invention is also applicable to wafers that are both wire bonded and solder bump bonded. In the case a single wafer is processed to have both the wire bond pad of the invention and the solder bump bond. This is achieved most conveniently by processing the wafer, as described above, to have the first and second layers, i.e. the titanium/chromium layer, and the layer comprising nickel, then selectively depositing copper on the solder bond sites, and selectively depositing aluminum on the wire bond sites. It will be understood that the latter two steps can be done in either sequence. The selective deposition step may be accomplished by standard lithography using a subtractive (mask and etch) method, or preferably an additive (lift-off) method. These layers can be deposited on the bond sites specifically, or over blanket regions containing the bond sites. This approach illustrates profoundly the versatility of having a common composite to solve the copper migration problem for both interconnection strategies.

[0029] This common composite barrier layer is also useful for gold metallization. Gold is widely used as an interconnect material in photonic integrated circuits. The versatility offered by having a common under bump metallization for a variety of applications will be apparent to those skilled in the art.

[0030] Various additional modifications of this invention will occur to those skilled in the art. All deviations

from the specific teachings of this specification that basically rely on the principles and their equivalents through which the art has been advanced are properly considered within the scope of the invention as described and claimed.

Claims

1. A method for the manufacture of a semiconductor integrated circuit comprising:

(a) depositing a first layer on selected portions of the semiconductor integrated circuit, the first layer being of a material selected from the group consisting of titanium and chromium,
 (b) depositing a second layer comprising nickel on the first layer,
 (c) depositing a third layer comprising aluminum on the second layer,
 (d) etching the first, second, and third layers to form a bond pad, and
 (e) bonding a conductive wire interconnection to the third layer.

2. The method of claim 1 wherein the semiconductor of the semiconductor integrated circuit is silicon.

3. The method of claim 2 wherein the wire comprises gold and is bonded using thermocompression bonding.

4. The method of claim 1 comprising the additional steps, prior to step (a), of depositing a capping layer on said top interconnection level, forming windows in said capping layer, and proceeding with steps (a) through (c).

5. The method of claim 1 wherein the first, second and third layers are sequentially sputtered in the same sputtering apparatus without breaking vacuum.

6. The method of claim 1 wherein the nickel layer comprises nickel with 0.5-10% vanadium.

7. The method of claim 1 wherein the first layer comprises chromium and is deposited by sputtering in a nitrogen atmosphere.

8. The method of claim 1 wherein the semiconductor integrated circuit has a top interconnection level comprising copper.

9. The method of claim 1 wherein the semiconductor integrated circuit has a top interconnection level comprising gold.

10. A method for the manufacture of a semiconductor

integrated circuit comprising:

(a) depositing a first layer on selected portions of the semiconductor integrated circuit, the first layer being of a material selected from the group consisting of titanium and chromium,
 (b) depositing a second layer comprising nickel on the first layer,
 (c) depositing a third layer comprising copper on the second layer,
 (d) etching the first, second, and third layers to form a bond pad, and
 (e) bonding a solder bump interconnection to the third layer.

11. The method of claim 10 wherein the semiconductor of the semiconductor integrated circuit is silicon.

12. The method of claim 10 wherein the first, second and third layers are sequentially sputtered in the same sputtering apparatus without breaking vacuum.

13. The method of claim 10 wherein the nickel layer comprises nickel with 0.5-10% vanadium.

14. The method of claim 10 wherein the semiconductor integrated circuit has a top interconnection level comprising copper.

15. The method of claim 10 wherein the top interconnection level of the semiconductor integrated circuit comprises gold.

16. A method for the manufacture of semiconductor integrated circuits comprising the steps of:

(a) forming a copper interconnection layer on a semiconductor substrate,
 (b) depositing a dielectric layer on said copper interconnection layer,
 (c) forming a plurality of openings in said dielectric layer to leave exposed portions of said copper interconnection layer,
 (d) sputtering a first layer on the dielectric layer and on the exposed portions of the copper interconnection layer, the first layer comprising a 100-1500 Angstrom titanium layer,
 (e) sputtering a second layer on the first layer, the second layer comprising a 2000-20,000 Angstrom layer of a nickel/vanadium alloy,
 (f) sputtering a third layer on the second layer, the third layer comprising an approximately 1-2 micron layer of aluminum,
 (g) etching away selected portions of said first, second and third layers to leave a bond pad, and
 (h) thermocompression bonding a conductive

wire to said bond pad.

17. The method of claim 16 wherein the first layer is sputtered at a temperature in the range 300-450 °C, the second layer is sputtered at a temperature in the range 25-300 °C, and the third layer is sputtered at a temperature in the range 25-200 °C. 5
18. A method for the manufacture of a semiconductor integrated circuit wherein the top interconnection level of the semiconductor integrated circuit is provided with wire bond interconnection sites and solder bump interconnection sites the method comprising: 10
- (a) depositing a first layer on selected portions of the top interconnection level, the first layer being of a material selected from the group consisting of titanium and chromium. 15
 - (b) depositing a second layer comprising nickel on the first layer, 20
 - (c) selectively depositing a first contact layer comprising aluminum on the wire bond sites.
 - (d) selectively depositing a second contact layer comprising copper on the solder bump sites 25
 - (e) etching the first, second, and first and second contact layers to form wire bond pads and solder bump pads,
 - (f) bonding conductive wire interconnections to the wire bond sites, and 30
 - (g) bonding solder bump interconnections to the solder bump sites.
19. The method of claim 18 wherein the top interconnection level of the semiconductor integrated circuit comprises copper. 35
20. The method of claim 18 wherein the top interconnection level of the semiconductor integrated circuit comprises gold. 40
- 45
- 50
- 55

FIG. 1




FIG. 2




FIG. 3A




FIG. 3B




FIG. 4A




FIG. 4B




FIG. 5A




FIG. 5B




FIG. 6A






FIG. 6B



THIS PAGE BLANK (USPTO)



Europäisches Patentamt
European Patent Office
Office européen des brevets



(11) **EP 1 146 552 A3**

(12) **EUROPEAN PATENT APPLICATION**

(88) Date of publication A3:
16.04.2003 Bulletin 2003/16

(51) Int Cl.7: **H01L 21/60, H01L 23/532,
H01L 23/485**

(43) Date of publication A2:
17.10.2001 Bulletin 2001/42

(21) Application number: **01303322.0**

(22) Date of filing: **09.04.2001**

(84) Designated Contracting States:
**AT BE CH CY DE DK ES FI FR GB GR IE IT LI LU
MC NL PT SE TR**
Designated Extension States:
AL LT LV MK RO SI

(72) Inventors:
• **Moyer, Ralph Salvatore**
Robesonia, PA 19551 (US)
• **Ryan, Vivian Wanda**
Hampton, NJ 08827 (US)

(30) Priority: **10.04.2000 US 546037**

(74) Representative: **Weitzel, David Stanley**
Brookes Batchellor
102-108 Clerkenwell Road
London EC1M 5SA (GB)


(71) Applicant: **Agere Systems Guardian Corporation**
Miami Lakes, Florida 33014 (US)

(54) **Interconnections to copper ICs**

(57) The specification describes a process for forming a barrier layer (21,22) on copper metallization (13) in semiconductor integrated circuits. The barrier layer is effective for both wire bond and solder bump intercon-


nections. The barrier layer is Ti/Ni formed on the copper. Aluminum bond pads are formed on the barrier layer for wire bond interconnections and copper bond pads are formed on the barrier layer for solder bump interconnections.

FIG. 6A



EP 1 146 552 A3

FIG. 6B





European Patent
Office

EUROPEAN SEARCH REPORT

Application Number
EP 01 30 3322

DOCUMENTS CONSIDERED TO BE RELEVANT			
Category	Citation of document with indication, where appropriate, of relevant passages	Relevant to claim	CLASSIFICATION OF THE APPLICATION (Int.Cl.7)
X	US 5 420 073 A (NARAYAN CHANDRASEKHAR ET AL) 30 May 1995 (1995-05-30) * figure 3 *	1-9, 16, 17	H01L21/60 H01L23/532 H01L23/485
X	US 4 661 375 A (THOMAS DONALD A) 28 April 1987 (1987-04-28) * figure 1 *	10-15	
A	US 5 755 859 A (MARINO JEFFREY ROBERT ET AL) 26 May 1998 (1998-05-26)		
A	US 4 330 329 A (HAYASHI SHOZO ET AL) 18 May 1982 (1982-05-18)		
			TECHNICAL FIELDS SEARCHED (Int.Cl.7)
			H01L
The present search report has been drawn up for all claims.			
Place of search MUNICH		Date of completion of the search 12 February 2003	Examiner Kenevey, K
<p>CATEGORY OF CITED DOCUMENTS</p> <p>X : particularly relevant if taken alone Y : particularly relevant if combined with another document of the same category A : technological background O : non-written disclosure P : intermediate document</p> <p>T : theory or principle underlying the invention E : earlier patent document, but published on, or after the filing date D : document cited in the application L : document cited for other reasons & : member of the same patent family, corresponding document</p>			

EPO FORM 1603 03/02 (P04/C01)

**ANNEX TO THE EUROPEAN SEARCH REPORT
ON EUROPEAN PATENT APPLICATION NO.**

EP 01 30 3322

This annex lists the patent family members relating to the patent documents cited in the above-mentioned European search report.
The members are as contained in the European Patent Office EDP file on
The European Patent Office is in no way liable for these particulars which are merely given for the purpose of information.

12-02-2003

Patent document cited in search report		Publication date	Patent family member(s)	Publication date
US 5420073	A	30-05-1995	US 5367195 A	22-11-1994
			EP 0607732 A2	27-07-1994
			JP 2528617 B2	28-08-1996
			JP 6283622 A	07-10-1994

US 4661375	A	28-04-1987	NONE	—

US 5755859	A	26-05-1998	NONE	

US 4330329	A	18-05-1982	JP 1459188 C	28-09-1988
			JP 56115543 A	10-09-1981
			JP 63001751 B	13-01-1988
			JP 1459189 C	28-09-1988
			JP 56115544 A	10-09-1981
			JP 63001752 B	13-01-1988
			JP 1477439 C	27-01-1989
			JP 56076556 A	24-06-1981
			JP 63022062 B	10-05-1988
			JP 1460097 C	28-09-1988
			JP 56088328 A	17-07-1981
			JP 63000949 B	09-01-1988
			JP 1459181 C	28-09-1988
			JP 56088329 A	17-07-1981
			JP 63001749 B	13-01-1988
			DE 3023623 A1	10-09-1981
			GB 2063913 A ,B	10-06-1981

EPO FORM P0459

For more details about this annex : see Official Journal of the European Patent Office, No. 12/82